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Abstract—This paper addresses the modeling of differential
drivers and receivers for the analog simulation of high-speed
interconnection systems. The proposed models are based on
mathematical expressions, whose parameters can be estimated
from the transient responses of the modeled devices. The advan-
tages of this macromodeling approach are: improved accuracy
with respect to models based on simplified equivalent circuits
of devices; improved numerical efficiency with respect to de-
tailed transistor-level models of devices; hiding of the internal
structure of devices; straightforward circuit interpretation; or
implementations in analog mixed-signal simulators. The proposed
methodology is demonstrated on example devices and is applied
to the prediction of transient waveforms and eye diagrams of a
typical low-voltage differential signaling (LVDS) data link.
Index Terms—Circuit modeling, digital integrated circuits,
electromagnetic compatibility, low-voltage differential signaling
(LVDS), macromodeling, signal integrity, system identification.
I. INTRODUCTION
THE demand coming from telecommunication and in-formation technology applications for moving more
data, faster, and with less power, has been the driving force
for the development of the low-voltage differential signaling
(LVDS) standard [1]–[3]. LVDS uses high-speed analog circuit
techniques to provide multigigabit data transfers on copper
interconnects and has proven advantages of cost, low power
consumption, and noise control. In order to simulate the oper-
ation of LVDS links for the assessment of signal integrity (SI)
and electromagnetic compatibility (EMC) problems, suitable
behavioral models (or macromodels) of differential drivers and
receivers are needed. The macromodels must be efficient and
accurate enough to handle the complexity of actual simulation
problems and to yield reliable predictions of reflections and
sensitive effects like crosstalk or radiation.
A common approach to the modeling of devices is via simpli-
fied equivalent circuit representations, in which the information
on the internal structure of the device is used to derive a sim-
plified equivalent circuit. The equivalent circuit is composed of
various blocks, accounting for a specific static or dynamic ef-
fect. A well-known example of this structure is provided by the
input/output buffer information specification (IBIS) [4], that has
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been established as a standard for the ports description of a dig-
ital integrated circuit (IC), leading to a large availability of de-
vice descriptions and commercial tools handling models based
on IBIS. Recent advances on the IBIS modeling of differential
drivers can be found in [5]–[7].
The growing complexity of recent devices and their enhanced
features like pre-emphasis and specific control circuitry, how-
ever, demands for refinements of the basic equivalent circuits.
In order to facilitate the modeling of these features, this paper
proposes a modeling alternative based on equations and circuit
theory, aimed at reproducing the electrical behavior of device
ports, without any use of physical insights and of equivalent cir-
cuit representations. The advantage of this approach relies in
the flexibility of the mathematical description with respect to
the circuit representation. In particular, the parasitic effects and
some of the exotic effects inherent to the nonlinearity of devices
are difficult to capture if we have at our disposal only capaci-
tors, inductors, and resistors (even if nonlinear). On the contrary,
equations allow us to better fit the complex behavior of compo-
nents. Besides, the proposed equation-based macromodels can
be easily converted into circuit equivalents and implemented as
SPICE-like subcircuits to be used in any SPICE-type simulator
or can be directly plugged into commercial simulators accepting
direct equation descriptions of macromodels like Verilog-AMS
or VHDL-AMS.
The paper is organized as follows. Section II introduces the
proposed macromodels for differential drivers and receivers and
provides the details of the procedure for their estimation. Sec-
tion III discusses possible implementations of macromodels.
Section IV shows modeling examples for two different drivers
and a receiver of interest. Finally, Section V discusses the appli-
cation of the proposed modeling procedure to the prediction of
transient waveforms and eye diagrams on a complete high-speed
differential link.
II. LVDS DEVICE MACROMODELS
This section describes the macromodels proposed for differ-
ential drivers and receivers, and discusses the estimation of their
parameters. This paper is a better systematic presentation and an
extension of the macromodeling technique via parametric iden-
tification, originally presented in [8].
A. Drivers
The output buffers of LVDS drivers operate via current-
steering techniques, as shown in Fig. 1. Two voltage-controlled
current sources are used to provide the current sent to and
drawn from resistor at receiver input terminals. When the
1521-3323/$20.00 © 2005 IEEE
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Fig. 1. Generic structure of a LVDS driver and its relevant electric variables.
switches denoted by are closed, the current is positive; on
the contrary, when switches are open and closed, current
is negative and the voltage across receiver input terminals
changes polarity. In actual applications, output buffers may
contain matching resistors across the output terminals and
control circuits to ensure proper output current and voltage
values over possible variations of the technological process,
supply voltage, and temperature (e.g., see [9]–[11] for possible
implementations of control circuits).
In a fixed logic state, the ideal LVDS output buffer of Fig. 1
can be considered as a circuit element of terminals , , and
ground and characterized by constitutive relations of the form
(1)
where subscripts and denote the HIGH and LOW logic state,
respectively, and the output currents are allowed to be functions
of both terminal voltages, in order to take into account variants
of the buffer basic scheme with internal resistor and control cir-
cuits. As an alternative, the above relations can be expressed in
terms of different variables obtained as linear combinations of
port voltages and . A typical set of alternative variables are
the common mode voltage and the differ-
ential voltage .
A complete macromodel describing state switching from
steady state operation can be obtained by considering relations
(1) as partial models (hereafter submodels) holding in the two
logic states, and by combining them by means of time-varying
weighting coefficients, as already proposed in [8], [12]. The
resulting two-piece model writes
(2)
where and , 1, 2 are the weighting coefficients
accounting for the switching of submodels, i.e., for logic state
transitions. Model representation (2) approximates the external
device behavior including the information on state transitions
without any assumptions on the device internal structure. The
generation of model (2) for a given device amounts to devising
suitable parametric relations for submodels and , to esti-
mating their parameters and finally to determining the weighting
coefficients and . These steps are discussed below.
Simple parametric relations for submodels and can
be obtained by summing a static mapping and a (possibly non-
linear) relation taking into account dynamic effects, as discussed
in [13]. As an example, for we adopt the following
representation:
(3)
where and are the static characteristics of currents
and for the driver forced in the fixed HIGH logic state, and
and are the dynamic parts of submodels. Similar equa-
tions hold for of (2). Equation (3), and their corre-
sponding form for the LOW state, approximate the port consti-
tutive relation in fixed logic state, including both static and dy-
namic coupling effects between the terminal variables. The dy-
namic parts of submodels, accounted for by and terms,
can be effectively represented by nonlinear parametric relations,
assuming the form of discrete-time models involving the present
and past samples of input and output variables. As an example,
submodel in (3) becomes
(4)
where is discrete-time and is a parametrized nonlinear map-
ping. A complete review of possible relations as well as of the
methods for estimating their parameters can be found in [14].
Finally, for devices having a dynamic behavior dominated by
linear effects, (4) can be replaced by
(5)
where are the parameters of the equation [15]. In some cases,
even simpler linear capacitive models, as discussed in [8], may
be used.
The parameters of submodels (3) can be obtained by fitting
their responses to so-called estimation signals, that are the re-
sponses of the device to be modeled. The estimation signals of
a differential driver can be obtained by exciting its output termi-
nals with suitable voltage waveforms, as illustrated by the con-
ceptual setup of Fig. 2. The static parts of the submodels are
simply represented by the output terminal currents arising from
dc analyses at fixed logic state. Of course, the terminal voltage
swings applied by test sources should correspond to differential
and common mode voltage variations within the limits specified
by the LVDS standard. Estimation signals for dynamic parts, in-
stead, are obtained by recording and when the driver
is in fixed logic state and the voltage sources of Fig. 2 apply
staircase waveforms with wide random steps for the case of
nonlinear parametric models or white noisy signals or pseudo-
random bit sequences for the case of linear parametric models.
The parameter values are derived by fitting (4) and (5) to the
sampled estimation signals (e.g., , being the
sampling period) collected from the devices to be modeled. Al-
gorithms and tools for this fitting are available from the System
Identification literature (e.g., see [16] for the estimation of linear
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Fig. 2. Common setup for the estimation of the static characteristics and of the
dynamic behavior of the LVDS device (see Fig. 1) in the HIGH logic state.
Fig. 3. Example of elementary weighting coefficient w and w for
the up state transition and w and w for the down state transition
(top panel). Weighting coefficients w and w corresponding to the bit
pattern “01001110” are obtained as juxtaposition of the elementary weighting
coefficients in the bottom panel.
dynamic models and [19], [20] for the estimation of nonlinear
dynamic models).
The estimation of the weighting coefficients and
starts once submodels and are completely defined. The
weighting coefficients of single up and down state
transitions are computed first, via linear inversion of (2), from
voltage and current waveforms recorded during such state tran-
sitions. Then, for a specific logic activity of the device (e.g., a bit
stream “ ”), the weighting coefficients are obtained
by juxtaposition of the proper weighting coefficients of single
up and down transitions, as illustrated in Fig. 3. Details on the
concatenation of weighting coefficients as well as on their esti-
mation can be found in [12], where a similar two-piece model
representation is exploited for the case of single-ended CMOS
devices.
B. Receivers
The basic structure of the input stage of a differential receiver
is shown in Fig. 4. In principle, it consists of a purely differential
circuit converting the received port voltage (i.e., the differen-
tial voltage between input terminals and ) into the single-
ended signal via suitable mirroring stages, thus, rejecting the
information on common mode voltage carried by the input ter-
minals. The extracted signal is then forwarded to the internal
logic circuitry (labeled as Logic core in Fig. 4) for detection
and further processing. In actual applications, receiver circuits
may contain internal matching resistors across the input termi-
nals and hysteresis detection circuitry or possible enhanced con-
Fig. 4. Generic structure of a LVDS receiver and its relevant electric variables.
trol features for improving the noise rejection and the quality of
detected signal . For additional details on LVDS receivers, the
reader may refer to [9].
The general structure of receivers is such that the loading of
the logic core on the electrical inputs is negligible (see Fig. 4).
Thus, receivers, from an analog point of view, can be considered
as nonlinear dynamic time-invariant three-terminal elements
ground and, similarly to drivers, the following model
representation can be used for their electrical ports
(6)
where and are the currents flowing into the input terminals
of the receiver, and and are the associate voltages. In the
above equation, and are the static characteristics of the
modeled receiver, whereas and are the dynamic parts of
the model. In general, differential receivers have a nearly linear
dynamic behavior; thus, linear parametric relations can be used
for the dynamic parts of the model.
The estimation of model parameters proceeds as for to the
driver case. Estimation signals are applied by means of voltage
sources to terminals and of Fig. 4 and the model param-
eters are computed by means of the System Identification tech-
niques already mentioned in Section II-A. It is worth noting that,
in general, the modeling process of differential receivers is rel-
atively easier, and their models are simpler than for drivers. In
fact, the receivers static characteristics are significant only in the
clamp regions (if any), and their dynamic behavior is very close
to a purely linear capacitive one.
III. MACROMODEL IMPLEMENTATIONS
In order to address the implementation of models (2), (3), and
(6), it is expedient to focus on their functional forms. For the
sake of conciseness, and without loss of generality, we concen-
trate on submodel (i.e., the submodel for terminal of
a driver in HIGH logic state), as expressed by (3). An effective
representation of the static part is based on a sigmoidal basis
functions expansion of the dc characteristic, i.e.
(7)
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where , , , are the approximation parameters. The
dynamic part is a special form of (5)
(8)
where the dynamic order (i.e., the number of past time samples
included) is assumed to be 2.
For the implementation of these dynamic relations as macro-
models, it is useful to convert them into the continuous-time do-
main. This can be done by substituting back in the difference
operator, the time derivative, i.e.,
(see [12] for more details). After this conversion, the
complete equation for terminal writes
(9)
In order to use models expressed by differential-algebraic
equations in the form of (9) for the numerical simulations of
signal integrity problems, two practical choices are available:
1) convert the equations into circuit equivalents and exploit
a SPICE circuit simulator; 2) implement them as they are in
analog mixed-signal (AMS) simulation environments, like
Verilog-AMS and VHDL-AMS, that accept and solve differen-
tial-algebraic equations.
The conversion of differential-algebraic equations into cir-
cuit equivalents and their implementation as SPICE subcircuits
is a standard procedure that is based on controlled-current
sources for the static submodels, and resistors, capacitors,
and controlled source elements for the dynamic parts. As an
example, the SPICE-like implementation of a generic nonlinear
dynamic parametric model is discussed in [12]. It is worth
noting that standard SPICE commands do not allow an easy
evaluation of the driver weighting coefficients by means of the
juxtaposition procedure shown in Fig. 3. Therefore, and
functions and their circuit counterparts in the SPICE script
are usually computed offline for a predetermined bit pattern.
The implementation of the model in AMS metalanguages
is much easier, since no conversion is required. AMS tools
can handle the interaction between the internal functional part
of the IC and the analog output ports of buffers driving the
external interconnects, thus, allowing the mixed simulation
of the analog signals propagating paths between drivers and
receivers and their digital processing taking place inside the
devices. Besides, they allow an effective evaluation of the
weighting coefficients that can be generated on the fly from the
digital signal controlling the output state on the driver. Details
on VHDL-AMS can be found in [17], [18].
Both previous model implementations are also compatible
with IBIS version 4.1 [4] that allows the coexistence of tra-
ditional IBIS models and external models defined by SPICE
Fig. 5. Example IBIS description of a digital IC consisting of a differential
driver whose model is externally specified. The framed area highlights where
the external VHDL-AMS model is called. Bold text indicates the information
the user must fill in the IBIS structure.
or VHDL-AMS code. This is particularly important, because
nowadays most SI/EMC simulations are carried out by spe-
cialized commercial tools, where large component libraries and
powerful utilities are available. Since these tools are IBIS com-
pliant, the IBIS multilingual extension of IBIS version 4.1 of-
fers a strightforward way to implement the proposed parametric
models in these simulation tools. A simple IBIS script allows to
interface models defined by external code with the IBIS world,
thereby enabling the simulation environment of choice to run
parametric models. Fig. 5 shows parts of an IBIS script of this
kind, which declares a differential output buffer connected to
pins 1 and 2; the section of the external call to the VHDL-AMS
code defining the buffer model is framed. A very similar call is
possible for models defined by SPICE scripts.
IV. MODELING EXAMPLES
In this section, the proposed modeling approach is demon-
strated on different example devices defined by detailed tran-
sistor-level models, which are assumed as the reference models
hereafter. Reference models are used to compute the responses
needed for the estimation of macromodel parameters and for
model validations. All the required responses are computed by
means of HSPICE. The examples are addressed by the model
representations (2), (3), and (6) and the obtained models are im-
plemented as SPICE-like subcircuits. According to Section II,
the static parts are represented by sigmoidal-based expansions
(7) and the dynamic parts by linear parametric models (8).
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Fig. 6. Static characteristic {^ (v ; v ) for the Example 1 driver forced in the
HIGH logic state.
Example 1: The first modeled device is the Fairchild
FIN1019 3.3 V LVDS High-Speed Differential
Transceiver used as a driver, whose HSPICE-encrypted tran-
sistor-level model is available from the website www.fairchild-
semi.com. This device behaves like a plain differential driver
(see Fig. 1) without internal matching resistors or control
mechanisms.
For the macromodel estimation, both the static and the dy-
namic parts of (3) are computed through the procedure dis-
cussed in Section II-A. As an example, Fig. 6 shows the static
characteristic . The dynamic parts are obtained from
the port current responses and to independent gaussian
noise sources and (cfr. Fig. 2), whose mean value equals
the nominal common mode voltage (1.25 V), and whose ampli-
tude standard deviation is 10 mV. In addition, the linearity of
the dynamic part has been verified by applying noisy signals,
having an amplitude on the order of the full voltage swing of
700 mV specified by the LVDS standard. The weighting coeffi-
cients are computed as described in Section II-A, by means of
switching experiments while the device is connected to a 100-
differential load resistor.
In order to validate the macromodel, two different HSPICE
simulation test cases are considered. The first test circuit is com-
posed of the modeled device driving a 50- differential resistor
with a logic HIGH pulse. For this test case, Fig. 7 shows the refer-
ence and macromodel responses of the output terminal voltages
, and of the differential voltage . The second test
circuit is composed of the modeled device driving with a logic
HIGH pulse a coupled and lossless transmission line (differen-
tial mode impedance 50 , common mode impedance
90 , line length 0.15 m) loaded by a 100- differen-
tial resistor. For this test case, Fig. 8 shows the reference and
the macromodel responses of the output terminal voltages ,
and of the differential voltage .
The accuracy of the proposed macromodel has been quanti-
fied by computing the timing error and the maximum relative
voltage error. The timing error is defined as the maximum delay
between the reference and the macromodel differential voltage
responses measured for the zero voltage crossing. For the two
test cases illustrated in Figs. 7 and 8, the maximum timing error
is 15 ps. The maximum relative voltage error is computed as the
maximum error between the reference and macromodel voltage
responses divided by the nominal voltage swing of 700 mV.
Fig. 7. Output port voltages v (t), v (t) (top panel) and differential voltage
v (t) (bottom panel) computed for the Example 1 driver connected to a 50-

differential resistor and producing the bit pattern “010.” Solid line: reference,
dashed line: macromodel.
Fig. 8. Output port voltages v (t), v (t) (top panel) and differential voltage
v (t) (bottom panel) computed for the Example 1 driver producing the
bit pattern “010.” The driver is loaded by a coupled interconnect, whose
termination is a resistor (see text for details). Solid line: reference, dashed line:
macromodel.
TABLE I
CPU TIME AND MEMORY USAGE FOR THE HSPICE COMPUTATION OF
THE CURVES OF FIG. 7
For the previous validation cases, the maximum relative errors
turn out to be 4.2% for port voltages and and 1.4% for
the differential voltage . Macromodel efficiency is assessed
by the CPU-time and memory usage required for circuit simu-
lations. For the example device at hand, Table I compares the
efficiency between the reference transistor-level model and the
macromodel for the computation of the curves of Fig. 7: a factor
of seven speedup, and almost a factor of five in memory saving
are evidenced in Table I.
Example 2: The second modeled device is an idealized ver-
sion of the differential driver proposed in [9] that exploits a con-
trol mechanism to reduce the fluctuations of the common-mode
voltage around the reference voltage of 1.25 V. Here, the
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Fig. 9. Control circuit for the Example driver 2.
Fig. 10. Static characteristic {^ (v ; v ) for the Example 2 driver forced in
the HIGH logic state.
mechanism is implemented by the differential amplifier and cur-
rent mirrors of Fig. 9, regulating the drain currents of and
of Fig. 1. The probe voltage is obtained by a high resistance
100- k voltage divider connected to the output termi-
nals of Fig. 1.
Fig. 10 shows the static characteristic for this de-
vice. According to the purpose of the control circuit, the varia-
tions of this characteristic versus is dominant, and, since
, the usual simplification
does not hold.
The validation test circuit devised for this example consists
of the driver forced in HIGH state and connected to a differential
load composed of a 100- resistor in series with an independent
voltage source. The voltage source produces a pulse with 0.5-V
amplitude and 100-ps transitions. The load current waveforms
predicted by using the reference and the estimated models in
such a test circuit by means of HSPICE are shown in Fig. 11.
The good agreement of the curves confirms the ability of model
(3) to describe differential drivers with control mechanism and
highlights the importance of taking into account the dependence
of the modeled currents on both output voltages.
Example 3: The third modeled device is the same Fairchild
FIN1019 LVDS High Speed Differential Transceiver of Ex-
ample 1 used as a receiver. This device behaves like a plain
differential receiver with high input impedance, leading to a
macromodel representation defined by (6) where the static
Fig. 11. Load current computed for the test circuit of Example 2 (see text).
Solid line: reference, dashed line: macromodel.
Fig. 12. Voltage waveforms v (t), v (t) of the Thevenin sources for the
validation test case of the Example 3 receiver.
Fig. 13. Port currents i and i flowing into the input terminals of the Example
3 receiver. The device input terminals are excited by means of Thevenin sources
composed of 100 
 resistors connected to the voltage sources v and v of
Fig. 12. Solid line: reference, dashed line: macromodel.
characteristic terms and are neglected. The dynamic parts
are computed through the procedure discussed in Section II-B.
As a validation, a test setup consisting of two Thevenin
sources connected to the input terminals of the example
receiver is considered. Each Thevenin source consists of the
series connection of a 100- resistor and an independent
voltage source. Fig. 12 shows the waveforms of the two voltage
sources (labeled as and ). It is worth noting that
the above sources sweep the range of the possible operating
voltages of the receiver and have nonsynchronous transitions
in order to excite both the differential and the common mode
operation of the device. Fig. 13 shows the reference and macro-
model responses of port currents and flowing into the input
terminals of the receiver. The reference and predicted curves
turn out to be almost indistinguishable, leading to negligible
errors, thus, confirming the good accuracy of the proposed
receiver macromodel.
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Fig. 14. Application test case: a high-speed data communication link with
the relevant electrical variables (see text for details); Fairchild 1019 transceiver
model is used at both terminations.
Fig. 15. Far-end differential voltage v (t) computed for the application test
of Fig. 14 consisting of a realistic propagation path between the Example 1
driver and the Example 3 receiver (see text). The driver produces a “01011” bit
stream with a bit time of 6 ns. Solid line: reference, dashed line: macromodel.
Fig. 16. Far-end differential voltage v (t) computed for the application test
of Fig. 14 consisting of a realistic propagation path between the Example 1
driver and the Example 3 receiver (see text). The driver produces a “01011” bit
stream with a bit time of 2 ns. Solid line: reference, dashed line: macromodel.
V. APPLICATION TEST CASE
As a realistic application, the test setup of Fig. 14, consisting
of a complete propagation path between a driver and a receiver,
is considered. The Fairchild transceiver of Example 1 and Ex-
ample 3 is used at both terminations of the transmission channel.
The propagation path is composed of a coupled and lossless
transmission line (differential mode impedance 50 ,
common mode impedance 90 , line length 0.15 m) with
a resistor 100 at the far-end.
As a first test, the example driver is set to produce the bit
stream “ ” with a 6-ns bit time. In this test, the bit time
is chosen long enough to allow all waveforms to reach their
steady state values before any state transition begins. Fig. 15
shows the comparison between the reference and predicted dif-
ferential voltage at the receiver side. As a second test, the
example driver is set to produce the same bit stream with a more
realistic bit time of 2 ns (0.5 Gbps). For this case, Fig. 16 shows
the comparison between the reference and predicted differential
voltage at the receiver side.
As a final test, the driver produces a 128 pseudorandom bi-
nary signal with 2-ns bit time and a 100-ps uniformly distributed
jitter. Waveforms computed for voltage are used to build the
Fig. 17. Eye diagram computed from the voltage waveform v (t) obtained
by means of HSPICE simulation of the test circuit of Fig. 14 with transistor-level
(top panel) and macromodels (bottom panel) descriptions of the driver and
receiver blocks.
eye diagram of the link. Fig. 17 shows the comparison between
diagrams arising from the reference and predicted waveforms.
From the previous curves, it is worth noting that the good
accuracy of predicted curves is confirmed for a realistic appli-
cation involving a complete propagation path: timing errors of
1–2% of the bit time and maximum relative voltage errors on
the same order of those found in the validation of Example 1
driver are obtained.
VI. CONCLUSION
This paper proposes a systematic procedure for the behav-
ioral modeling of differential devices for the analog simulation
of high-speed digital interconnection systems. The procedure is
based on the use of parametric relations that allow accurate and
efficient reproduction of device terminal behaviors without re-
quiring any circuit interpretation of the operation of the modeled
devices. The obtained models are defined by differential-alge-
braic equations that hide the internal structure of the device and
protect the intellectual properties of IC vendors. These models
can be easily implemented in any circuit simulation environ-
ment as SPICE-like subcircuits and in mixed-signal simulators
via direct metalanguage code descriptions like VHDL-AMS.
Besides, they can be added to any commercial SI simulator sup-
porting IBIS version 4.1 by means of the IBIS multilingual ex-
tension that allows for models defined by external code. The
modeling procedure is demonstrated on example devices and
applied to the simulation of a realistic interconnection system
involving a complete propagation path between a driver and a
receiver. The proposed models turn out to be structurally simple,
efficient, and very accurate. They are not limited by the need
for circuit interpretations and can easily handle device-enhanced
features like driver control circuits.
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